

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6






Fig. 7



Z10

Fig. 8



415 receive a read address determine a computational unit  $M_{\rm x}$  of the pipeline which contains the register indicated by the read address initiate a timer to count a delay time corresponding to the computational unit M<sub>x</sub> 425 assert a load enable signal corresponding to the computational unit  $M_{\rm x}$ 430 computational unit M<sub>x</sub> transfers a data value from the indicated register onto a readback bus, comprising a plurality of logic units coupled in a series, in response to receiving said load enable signal 435

Fig 10